The Chip-Scale Atomic Clock – Low-Power Physics Package - Sponsored Whitepaper

Sponsored by:
Symmetricom Logo
Download Entire Whitepaper
We have undertaken a development effort to produce a prototype chip-scale atomic clock (CSAC). The design goals include short-term stability, σy(τ) < 6 x 10-10 τ-1/2, with a total power consumption of less than 30 mW and overall device volume < 1 cm3. In the past year, the development effort has shifted from fundamental research and feasibility investigation to engineering and prototype development. In this paper, we report on the design of a rugged and compact physics package that is expected to exceed the ultimate performance and power requirements of the CSAC.
Download Entire Whitepaper
Copyright © 2015, Questex Media Group LLC
Company descriptions and contact information are quoted from the company's website or other promotional information. Questex is not responsible for the accuracy of this information. Unless specifically noted, Questex is not sponsored by, affiliated with or otherwise connected with any of the listed companies.